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Fast cryogenic switches with ultra-low power dissipation are highly sought-after for control elec-
tronics of quantum computers, space applications and next generation logic circuits. However,
existing high-frequency switches are often bulky, lossy or require large source-drain and gate cur-
rents for operation, making them unsuitable for many applications and difficult to interface to
semiconducting devices. Here we present an electrically controlled superconducting switch based on
a metallic nanowire. Transition from superconducting to resistive state is realized by tunneling of
high-energy electrons from a gate contact through an insulating barrier. Operating gate currents
are several orders of magnitude smaller than the nanowire critical source-drain current, effectively
resulting in a voltage-controlled device. This superconducting switch is fast, self-resets from normal
to superconducting state, and can operate in large magnetic fields, making it an ideal component
for low-power cryogenic applications and quantum computing architectures.
Superconducting circuits, thanks to their ultra-low
power consumption and high speed, offer great promise
as building blocks for quantum computing architectures
and related cryogenic control electronics. In this con-
text, it is especially intriguing to develop switching de-
vices that can be electrically tuned between a supercon-
ducting and a resistive state at high frequency. Ulti-
mately, such a three-terminal device would enable novel
functionalities for which no semiconducting counterpart
exists, such as cryogenic switches, ultra sensitive detec-
tors, amplifiers, circulators, multiplexers and frequency
tunable resonators [1–8]. Several electrically controlled
superconducting switches based on the injection of out-
of-equilibrium quasiparticles in Josephson junctions have
been realized [9–12]. However, Josephson junctions typi-
cally come with limited source-drain critical currents and
the requirement to operate in magnetic field free environ-
ments. Consequently, architectures which do not rely on
Josephson junctions are subject to intense study. Such
pioneering approaches are based on three or four termi-
nal devices where electrical currents [13], locally gener-
ated Oersted fields [14] or heat [15–17] drive a supercon-
ducting channel normal. Devices mentioned above, either
based on Josephson junctions or alternative designs, are
typically characterized by low gate impedance, so that
large gate currents are needed for operation and substan-
tial power is drawn from the driving circuit. Further-
more, these devices typically operate with large source-
drain bias currents, which inhibit self-resetting from
normal to superconducting state due to Joule heating.
Switching then requires additional circuitry that period-
ically drives the source-drain current below the retrap-
ping current, where a transition to the superconducting
state occurs. When full suppression of the source-drain
critical current is achieved, operation at low current bias
is enabled and self-resetting from the normal to the su-
perconducting state becomes possible, as recently shown
with a novel electrothermal device [17]. Finally, recent
experiments suggest that moderate electric fields might
affect superconductivity in metallic nanowires [18, 19].
As detailed below, our findings point to a different phys-
ical origin for the data of Refs. [18, 19].
Here we demonstrate a superconducting switch with
ultra-high gate impedance (much greater than 1 GΩ),
which operates via injection of high energy electrons
through an insulating barrier and is capable of fast self-
resetting. A typical device is shown in Fig 1(a): it con-
sists of a metallic nanowire (blue) with a side gate (red),
all deposited on an insulating substrate (gray). Applica-
tion of a gate voltage VG results in the flow of a current IG
between gate and nanowire, whose dependence is expo-
nential on VG. Concomitant to the onset of IG, IC in the
nanowire is reduced and eventually suppressed. Detailed
measurements indicate that relatively few electrons, in-
jected at energies much higher than the superconducting
gap, trigger the generation of a large number of quasi-
particles and quench superconductivity. We found this
mechanism to be extremely efficient, with suppression
of the nanowire source-drain critical current IC by tens
of µA for gate currents below 1 pA. Total suppression
of superconductivity is achieved with gate currents be-
tween tens of pA to a few nA (depending on the super-
conductor in use). This is in stark contrast to previ-
ously demonstrated devices [10, 15, 17], where gate cur-
rents comparable to the nanowire critical current (a few
µA) were needed for operation. In addition to these re-
markable properties, devices presented here operate sim-
ilarly for both positive and negative gate voltages, and
for the entire temperature and magnetic field ranges in
which superconductivity in the nanowire persists, mak-
ing them applicable to a broader range of environments
than Josephson junctions. Finally, our superconducting
switch is extremely compact, fabricated in a single litho-
graphic step, and is readily integrated in existing archi-
tectures, either directly on quantum processors as a sig-
nal router, or as a cryogenic interface between classical,
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2FIG. 1. Operation of a metallic nanowire superconducting switch. a False-color scanning electron micrograph of a
device identical to that under study, together with a schematic of the measurement setup. The silicon substrate is gray, the TiN
nanowire blue and the gate electrode red. Another gate electrode (gray) was left grouded. b Differential resistance dV/dISD
of the nanowire as a function of ISD, measured by sweeping up ISD starting from −50 µA. Critical current IC and retrapping
current IR are indicated. Inset: temperature dependence of IC (blue dots) and IR (red squares). c Critical current IC in the
nanowire as a function of gate voltage VG. d Absolute value of the gate current IG flowing between gate and nanowire as a
function of VG. A linear component IG ∼ 1 TΩ, attributed to leakage in the measurement setup, was subtracted from the data
(see Supplementary Information). e Parametric plot of IC vs. IG. Obtained from the data in (c) and (d).
voltage-driven, digital electronics and superconducting,
current-driven circuits. In this Article we introduce the
basic device operation, in terms of critical current and
its dependence on gate voltage, temperature and mag-
netic field. This basic characterization is performed with
different substrates and superconductors. We then inves-
tigate how injected quasiparticles influence superconduc-
tivity along the length of the channel, and demonstrate
fast electrical switching and self-resetting to the super-
conducting state. After presenting the experimental ob-
servations, we will elaborate on their physical origins and
their implications for device designs.
Figure 1(a) shows a typical device, together with the
measurement setup in use. The device consists of a 2 µm
long, 80 nm wide TiN wire (blue) with a TiN side gate
(red). Wire and side gate are separated by an 80 nm
wide gap. Gates and nanowires were defined by electron
beam lithography and dry etching of a TiN film deposited
on an intrinsic Si substrate. Measurements were per-
formed by low-frequency lock-in techniques by passing a
source-drain current ISD in the nanowire and recording
the resulting voltage V . Gate voltage VG was applied via
a source-measure unit, which also recorded the current
IG entering the gate contact. A second side gate (gray)
was not operated in this work and left grounded. Fur-
ther details on materials, samples fabrication and mea-
surement techniques are reported in the Methods Sec-
tion. At VG = 0, the nanowire showed a critical current
IC = 45 µA, measured sweeping ISD in either direction
starting in the superconducting state. In contrast, when
sweeping ISD from the normal state towards zero, su-
perconductivity was re-established below the retrapping
current IR = 1 µA. Figure 1(b) shows the nanowire dif-
ferential resistance dV/dISD, measured while sweeping
ISD in the positive direction. The inset gives the tem-
perature dependence of IC and IR. The large difference
between IC and IR, especially marked at low tempera-
ture, is likely due to self-heating when the nanowire is in
the normal state, together with the difficulty in extract-
ing heat via the substrate or the leads [20]. Figures 1(c)
and (d) show IC and IG, respectively, as a function of
VG. For VG ∼ ±2.5 V, just before IG reached detection
level (∼ 100 fA in our setup), IC started decreasing. At
VG = ±5.5 V, where IG ≈ ±1.5 nA, IC vanished and the
nanowire reached its normal state resistance of 1.6 kΩ.
The parametric plot of IC vs. IG shown in Fig. 1(e) in-
dicates an extremely sharp suppression of IC for small
values of IG (about 50% of the suppression took place
within the noise level for IG), followed by a slower decay
which persisted up to IG ∼ 1.5 nA.
Figure 2(a) and (b) show the gate voltage dependence
of IC for various temperatures T and out-of-plane mag-
netic fields B⊥, respectively. Neither temperature nor
field affected the IG vs. VG characteristics of Fig. 1(d)
(see Supplementary Information), and resulted in identi-
cal VG values for complete suppression of superconductiv-
ity in the nanowires, up to the critical temperature and
critical field. On the other hand, the onset of IC sup-
3FIG. 2. Temperature and magnetic field dependence.
a Critical current IC of the device presented in Fig. 1 as a
function of gate voltage VG for various temperatures T (see
legend). b Critical current IC of the device presented in Fig. 1
as a function of out-of-plane magnetic fields B⊥ (see legend).
Gray arrows indicate the gate voltage where IC starts decreas-
ing.
pression systematically moved to higher VG for higher
temperatures (see gray arrows). A more complicated de-
pendence was observed as a function of B⊥.
Suppression of IC concomitant to, or slightly anticipat-
ing, the onset of IG above detection level was confirmed
for over 20 TiN devices, characterized by various gate
shapes, nanowire widths (40, 80 and 200 nm), nanowire
lengths (650 nm, 1 and 2 µm), and gate-to-wire sepa-
rations (80 and 160 nm). Some of these measurements
are presented in the Supplementary Information. Simi-
lar behavior was also observed on devices with a differ-
ent substrate than Si or with a different superconduc-
tor than TiN. Figures 3(a) and (b) show measurements
performed on a TiN device as that of Fig. 1(a), but de-
posited on a 25 nm SiO2 layer thermally grown on Si.
Despite the vastly different operational range of VG with
respect to that of Fig. 1, suppression of IC still coincided
with the onset of IG. Devices with a SiO2 interlayer fur-
ther showed a characteristic asymmetry of the IC vs. VG
curve, with a sharper suppression of IC for negative than
for positive VG. Given the sharp termination of the gate
electrode, and the large electric field reached on SiO2 sub-
strates, extraction of electrons from the gate is expected
to be promoted for negative gate biases. In the present
case, detection of small gate current asymmetries is hin-
dered by spurious current leakage in the measurement
setup for high gate biases. Figures 3(c) and (d) show IC
and IG, respectively, as a function of VG for a Ti nanowire
as that of Fig. 1(a), but with 200 nm width and 30 nm
thickness. In this case, the normal state was reached for
IG as low as 30 pA for positive VG. Figures 3(e) and
(f) show IC and IG, respectively, as a function of VG
for a Nb nanowire as that of Fig. 1(a) but with 13 nm
thickness. Similarly to the previous cases, IC started de-
creasing with IG still below 100 fA. However complete
suppression of IC required IG ≥ 20 nA. Overall, these
FIG. 3. Critical current suppression in various super-
conductors. a,b Critical current IC and gate current IG as
a function of gate voltage VG for a TiN wire on a 25 nm thick
SiO2 film thermally grown on Si substrate. The wire is 2 µm
long, 80 nm wide and 20 nm thick. c,d Critical current IC
and gate current IG as a function of gate voltage VG for a Ti
wire on Si substrate. The wire is 2 µm long, 200 nm wide and
30 nm thick. e,f Critical current IC and gate current IG as
a function of gate voltage VG for a Nb wire on Si substrate.
The wire is 2 µm long, 200 nm wide and 13 nm thick.
results indicate that the switching mechanism presented
here is generic, and not linked to specific superconductors
or substrates. On the other hand, data also suggests that
small gap superconductors (e.g. Ti) require considerably
less gate current for switching to occur with respect to
superconductors with larger gaps (e.g. TiN or Nb).
Measurements presented so far were conducted in rela-
tively short nanowires, where sharp transitions from zero
to the normal state were observed. In the following, we
present how superconductivity is reduced from the elec-
tron injection point, along the nanowire length. The de-
vice shown in Fig. 4(a) consists of six TiN segments of
1 µm length and 80 nm width. A current ISD was in-
jected along the nanowire, and the voltages Vi across the
first five segments were simultaneously recorded (the first
side contact to the right was left floating). Figure 4(b)
shows zoom-ins of the differential resistance of the first
three segments for ISD < IR. In addition to the varying
extension of the zero-resistance state, segments far away
from the injection point showed an intermediate region
where the resistance is above zero, but below the normal
4state value. This intermediate regime indicates normal
and superconducting parts coexisted close to each other
in the same segment. Critical currents, with markers as
indicated in Fig. 4(a), are shown in Fig. 4(c) as a function
of VG1, with the corresponding gate current IG1 shown
in Fig. 4(d). The parametric plot of IC vs. IG1 is shown
in Fig. 4(e), focusing on the region below the retrapping
current IR = 1.4 µA. Non-local measurements highlight
two distinct regimes. For ISD > IR, switching in all the
segments was simultaneous: once a local hotspot was cre-
ated, Joule heating warmed up the surrounding TiN in
a runaway fashion and the entire channel turned normal.
For ISD < IR sequential switching occurred: the closer a
segment was to the biased gate, the less gate current was
needed to reach the normal state.
In Fig. 4(f) we plot the critical current suppression
factor, defined as S = (IR − IC)/IC, as a function of dis-
tance |∆x| (measured between the point of injection and
the center of each segment). Data are extracted for IG1
as shown in the legend (colorful markers), correspond-
ing to |IG| values where IC1 vanished (see vertical arrows
in Fig. 4(e)). A similar analysis performed by sweeping
VG5 is plotted in Fig. 4(f) with gray markers. Results
are highly consistent for both gates and voltage polari-
ties, and do not show dependence on the relative position
between injection point, measurement point and ground
contact. The limited data range and the relatively large
point-to-point scattering does not allow us to determine
the functional form of S(∆x). A fit to an exponentially
decaying function exp (−∆x/λ) (solid line in Fig. 4(f)),
yields a characteristic decay length λ ∼ 1.2 µm.
The switching speed of a device similar to that of
Fig. 1(a) was tested by recording the transmission of a
250 MHz sinusoidal signal across the nanowire as a func-
tion of time. The nanowire resistance was modulated
by adding a square wave with peak-to-peak amplitude of
1 V and repetition rate of 100 kHz to the DC gate volt-
age V G (see the Methods section for further detail and
the Supplementary Information for a circuit diagram).
The ratio between the transmitted voltage Vout and the
voltage input to the measurement setup Vin is shown in
Fig. 5(a) as a function of time t and V G, with the time-
averaged gate current shown in Fig. 5(b). Clear switching
operation was achieved within a 500 mV interval around
V G = 6.7 V, corresponding to a gate current of 1 nA.
Figure 5(c) shows a line cut of Fig. 5(a) for V G = 6.7 V,
demonstrating fast and reproducible switching between
two impedance states. A zoom-in close to a rise point is
shown in Fig. 5(d), with dashed lines marking the tran-
sition between 10% and 90% of the step height, which
takes place in 90 ns (similar results are obtained for the
decay time). Such transient equals three times the time
constant of the lock-in amplifier used for these measure-
ments (30 ns) and is taken as the shortest switching time
measurable with the setup in use, and as the upper limit
for the device response time. Future work will take ad-
vantage of samples specifically designed for microwave
measurements [13] and correlation techniques [15] to test
the ultimate switching speed of the device.
After presenting the device operation, we now discuss
possible origins for the observed phenomena. Electrons
emitted from the gate reach the nanowire in a deeply
out-of-equilibrium state, with energies of the order eVG,
much larger than the superconducting gap (500 µeV for
TiN [21]). As electrons relax to the gap edge by inelastic
scattering with other electrons and phonons, a large num-
ber of quasiparticles are generated within the nanowire.
A sufficiently high concentration of quasiparticles drives
the nanowire normal by quenching the superconducting
gap [22] and suppression of the depairing critical cur-
rent [23], leading to a switch to the normal state. Such
behavior is reminiscent of superconducting nanowire sin-
gle photon detectors (SNSPDs) [24, 25], where the strike
of a visible or infrared photon promotes single electrons
to high energies, which in turn trigger the generation of
a large amount of quasiparticles as they relax. In the
present case, high energy electrons are provided directly
by the gate current, without the need of photons. We
showed that the critical current suppression is highest at
the point of injection and decreases with distance, with a
characteristic length scale of the order 1 µm. This length
scale is presumably related to the diffusion length of high
energy electrons and the relaxation length of generated
quasiparticles. A framework for calculating quasiparti-
cle density profiles has been put forward for SNSPDs in
Ref. 26.
Other mechanisms are ruled out as source of the sup-
pression of IC. Joule heating in the barrier due to dis-
sipated power VGIG and consequent local temperature
increase is at odds with the absence of temperature de-
pendence for full suppression of IC in Fig. 2(a). Recent
work argued on the effect of electric fields on the critical
current of metallic nanowires, using a similar device as
that of Fig. 1(a) [18, 19]. Our results resemble data in
Refs. 18 and 19, including ambipolar behavior, response
to temperature and magnetic field and spacial suppres-
sion of the the supercurrent reduction. However, elec-
tric field induced suppression of superconductivity is ex-
cluded, in our work, due to the very small gate voltages
applied, the consistent correlation between gate currents
and critical currents, and the pronounced non-local re-
sponses which extend far beyond the gate induced electric
field (see Fig. 4). We note that electric field modulation
of superconductivity has been previously demonstrated
in metallic thin films [27–29]. However, changes of crit-
ical temperature by less than one percent required sig-
nificantly stronger electric fields than those applied here.
On the other hand, we showed that gate currents of a few
pA or less lead to a strong suppression of the critical cur-
rent of metallic nanowires. This effect is especially strong
for small gap superconductors on highly insulating sub-
strates, as investigated in Refs. 18 and 19. For large gap
5FIG. 4. Spatially resolved suppression of the crtical current. a False-color scanning electron micrograph of a device as
that under study, together with a schematic of the measurement setup. Colors are as in Fig. 1(a). Gray gates were grounded.
b Differential resistances dVi/dISD for i = 1, 2, 3 close to the complete suppression the superconducting state. The retrapping
current IR is indicated by a dotted line. c Critical currents ISWi for i = 1, 2, 3, 4, 5 as a function of gate voltage VG1. d Absolute
value of gate current IG1 as a function of gate voltage VG1. e Parametric plot of ISWi as a function of IG1. Gray arrows indicate
the IG1 values where the suppression factor is calculated. f Suppression factor S as a function of the distance between gate and
nanowire segment. Colorful markers were obtained by sweeping IG1, gray markers by sweeping IG5. Full and empty markers
refer to positive and negative gate polarities, respectively. The solid line is a fit to an exponential.
superconductors on semi-insulating substrates, i.e. the
main focus of this work, the lower energy of emitted elec-
trons, together with the requirement of more quasiparti-
cle density to suppress superconductivity, make required
gate currents larger and their detection more feasible.
Our findings open the door to fast electrical switches
with a resistive and a superconducting state, which op-
erate at extremely low gate currents. The ultra-high
gate impedance and low power consumption makes our
switches ideal as an interface between voltage driven
transistors and current driven superconducting circuits.
The quasiparticle relaxation length limits the extent of
the segment that can be switched, and consequently the
largest normal state resistance of the device. In this
context, choosing superconductors with large diffusion
length and large normal state resistivity is desirable. Al-
ternatively, nanowires of arbitrary length can be oper-
ated by choosing ISD > IR [13, 15]. In this situation,
switching from the superconducting to the normal state
requires actively resetting ISD to values smaller than IR.
For low current bias, a response time below 90 ns was
measured, limited by the setup in use. The ultimate
switching speed is likely determined by the quasiparti-
cle relaxation time in the superconductor, typically be-
low 1 ns [30–32]. Furthermore, the ability to adjust the
quasiparticle density in the superconducting state with
the gate current enables tuning of the kinetic inductance
of nanowire resonators [5]. This paves the way to appli-
cations of such tunable resonators as coupling elements
or filters in a superconducting qubit platform. Devices
studied here could also serve as tools for novel studies
of quasiparticle physics at unprecedented energy scales
and in the limit of no current flowing in the nanowire.
Temperature and magnetic field studies shown in Fig. 2
indicate that the gate current needed to completely sup-
press IC is largely unaffected by closure of the supercon-
ducting gap, which is desirable for device applications.
However, Figs. 2(a) and (b) show richer physics at lower
values of IG, with the initial suppression of IC moving to
higher and higher gate voltages as temperature increases
(see gray arrows). This behavior reflects the increase of
quasiparticle density in the wire with temperature, re-
quiring more electrons to be injected before a sizeable
effect on IC is observed. Systematic studies of the more
complicated variations of IC vs. IG as a function of B⊥
could shed new light on the physics of field repulsion and
vortex penetration in nanowires [26]. Furthermore, com-
bining length dependence studies as in Fig. 3 with time-
resolved experiments as in Fig. 5, will provide a novel
tool to investigate quasiparticle dynamics and thermal
effects.
In conclusion, we presented a metallic nanowire switch
where superconductivity is quenched by gate currents
several orders of magnitude smaller than the source-
6FIG. 5. Fast switching in a metallic nanowire. a Time-
dependent switching characteristics of a device as that of
Fig. 1(a) as a function of DC gate voltage V G. A 100 kHz
square wave with peak-to-peak amplitude of 1 V was added
to V G. b Gate current IG as a function of V G measured si-
multaneously to the data in (a). c Line-cut of the data in
(a) for V G = 6.7 V (see red line). d Zoom-in of the data in
(c) in proximity to a normal to superconducting state transi-
tion. Dashed vertical lines indicate the 10% to 90% amplitude
transition, corresponding to 90 ns. This value is limited by
the measurement bandwidth of the setup in use and serves as
upper limit for the device switching time.
drain critical current. Devices could be operated in non-
latching mode and on fast time scales. Due to the gener-
ality and robustness of the presented effect, and the easy
device fabrication, our findings can be put to immediate
use in quantum computing architectures and cryogenic
electronics.
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METHODS
Sample fabrication Devices were obtained on either
intrinsic Si substrates or intrinsic Si substrates with a
25 nm thermally grown SiO2 top layer. Both high and
low resistivity Si resulted in similar device performance at
low temperature in terms of gate currents vs. gate volt-
ages. Just prior to the deposition of the superconductor,
Si chips were immersed in a buffered HF solution for re-
moving the native Si oxide. Nanowires were defined by
electron beam lithography, as detailed below. After the
nanowires were fabricated, Ti/Au bonding pads, placed
about 170 µm away from the active region of the devices,
were defined by optical lithography, thermal evaporation
and lift-off. TiN wires: a 20 nm TiN film was deposited
by DC reactive magnetron sputtering. A 50 nm thick
layer of hydrogen silsesquioxane (HSQ) based negative
tone resist was used as mask. After resist development,
unprotected TiN areas were removed by inductively cou-
pled plasma etching in HBr plasma. After etching of
the TiN, HSQ was removed by immersion in a diluted
hydrofluoric acid solution. Characterization of the TiN
film gave a resistivity of 68 Ω per square, a critical tem-
perature of 3.7 K and a critical out-of-plane magnetic
field of 3.5 T. These properties remained unchanged in
the completed devices. Ti wires: Ti wires were defined
by electron beam lithography on a positive tone poly-
methyl methacrylate mask, electron beam evaporation
of a 30 nm thick Ti film and lift-off. Ti evaporation was
performed at a base pressure of 10−9 mbar and at a de-
position rate of 1 nm s−1. The high deposition rate was
chosen to minimize contamination of the Ti film during
evaporation [33]. The Ti wire of Fig. 3(c) had a critical
temperature of 220 mK and a normal state resistance of
74 Ω. Nb wires: Nb wires were obtained by sputtering of
a 13.5 nm film on intrinsic Si substrates and following a
fabrication similar to that described above for TiN. Dry
etching was performed with Ar/Cl2 plasma. The Nb wire
of Fig. 3(e) had a normal state resistance of 655 Ω.
Electrical measurements Electrical measurements
were performed in a dilution refrigerator with base tem-
perature of 10 mK. Low-pass RC filters and microwave
pi-filters were installed along each line. A DC source-
drain current ISD, superimposed to a small AC compo-
nent of 30 nA and 113 Hz was applied to the nanowire
via large bias resistors. The AC differential voltage V
across the nanowire was then recorded with lock-in am-
plifiers with 10 MΩ input impedance and used to calcu-
late the differential resistance dV/dISD. Measurements
were recorded with ISD as the fast axis, sweeping from
zero to positive values. This allowed initializing the
wires to the superconducting state before each sweep
started. Gate voltages were applied with a Keysight
B2902A source-measure unit, which also recorded the
current entering the gate contact. To avoid damaging
the devices, a compliance of ±95 nA was chosen. A linear
contribution of about 1 pAV−1, associated with spurious
leakage paths in our setup, was subtracted from the IG
measurements shown in the Main Text, as described in
the Supplementary Information. To avoid potential con-
tributions from displacement currents or hysteresis, IG
7values were recorded by sweeping VG from 0 V towards
either positive or negative voltages and waiting times in
excess of 30 s were allowed. Plots as that of Figs. 1(c)
and (d) were then obtained by merging two data sets at
VG = 0 V. In case a second gate was present and left
grounded, as for the device in Fig. 1(a), it was verified
that most of the gate current was flowing from the en-
ergized gate to the nanowire and not to the grounded
gate.
Measurements in Fig. 5 were performed via resis-
tive bias-Ts (50 kΩ resistors and 22 nF capacitors)
mounted on the chip carrier, enabling simultaneous ap-
plication of DC and AC signals. AC signals were applied
via superconducting, non-attenuated coaxial lines. The
fast changing gate voltage was applied via an arbitrary
waveform generator, while the transmission through the
nanowire was measured with a Zurich Instruments Ultra
High Frequency Lock-in, operated at a base frequency of
250 MHz. An AC signal Vin was applied to the nanowire
via a −80 dB attenuator mounted at the input line of
the fridge. The transmitted voltage Vout was measured
via the 50 Ω input port of the lock-in amplifier. The sig-
nal Vin had sufficiently low amplitude (≤ 50 µV) that the
highest current flowing in the device was smaller than IR.
The voltage Vout was demodulated by the lock-in ampli-
fier and sent to an oscilloscope with 200 MHz bandwidth.
The lock-in demodulator was set to the shortest possible
time constant (30 ns), corresponding to a measurement
bandwidth of 14 MHz. A diagram of the measurement
setup is shown in the Supplementary Information.
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8SUPPLEMENTARY INFORMATION
Processing of the gate current
Measurements of the gate current IG, flowing between
gate and nanowire channel were obtained with a Keysight
B2902A source-measure unit and processed by the nu-
merical technique described below. The source-measure
unit applied a voltage VG to the gate contact and read
the current IG flowing into the setup. An example of an
IG vs. VG curve measured with this technique, referred
to as Method 1, is shown in Fig. S.1 (green dots). When
measuring with Method 1, we describe the DC current
flowing into the electrical setup as sum of two compo-
nents: the current that actually flows into the gate elec-
trode and reaches the nanowire, and the current that is
lost before reaching the gate by spurious leakage paths
present in the cryostat. The first current component is
expected to depend exponentially on VG, the second was
found to be approximately linear. That is, for small gate
voltages, the current flowing to spurious paths and not
reaching the gate voltage is dominating. The following
numerical procedure was applied to extract the current
contribution that actually reaches the nanowire. First, a
current offset related to the measurement device is sub-
tracted from the data (typically within ±5 pA), so that
IG = 0 for VG = 0. Second, a line is fit to the experimen-
tal IG(VG) curve for small values of VG (dotted black line
in Fig. S.1). Third, the obtained line is subtracted from
the experimental curve in the entire VG range, resulting
in the red triangles in Fig. S.1. This procedure typically
results in gate currents which are within the noise level
FIG. S.1. Processing of the gate current. Measurement
and processing techniques for the gate current IG as a function
of gate voltage VG. Green dots are measured by Method 1 (see
text), blue squares by Method 2 (see text). The dotted black
line is a linear fit to the green dots for V g ≤ 3.5 V. Red
triangles are obtained by subtracting the dotted line from the
green dots.
FIG. S.2. Temperature and magnetic field depen-
dence of the gate current. a Gate current IC as a function
of gate voltage VG simultaneously measured as in Fig. 2(a) of
the Main Text. B Gate current IC as a function of gate volt-
age VG simultaneously measured as in Fig. 2(b) of the Main
Text.
of our setup at low VG, and then increase exponentially
at large VG. The linear component that we subtracted
corresponds to a resistance of about 1 TΩ. Testing dif-
ferent parts of our setup individually showed that this
spurious resistance is predominantly associated with the
low frequency twisted pair wires that bring the signal
from room temperature to the mixing chamber stage. To
verify the validity of this numerical procedure, we mea-
sured the current with a second technique, referred to
as Method 2. In Method 2, all contacts to the nanowire
channel are left floating except for one, which is grounded
via a low impedance IV converter (Basel Physics SP 983,
with feedback resistance set to 1 GΩ). The gate current
IG injected into the nanowire channel flows into the IV
converter and gives rise to voltage output of IG × 1 GΩ.
The current IG simultaneously measured with Method 2
is also shown in Fig. S.1 (blue squares) and is essentially
identical to that processed with the numerical technique
described above. Adopting Method 2 throughout this
work would however not be possible, as the large source-
drain currents needed to reach the critical current would
result in overloading of the IV converter.
Temperature and field dependence of the gate
current
Figure 2 of the Main Text shows the critical current IC
as a function of gate voltage VG for the device of Fig. 1
of the Main Text measured at various temperatures and
fields. In Fig. S.2(a) and (b) we show the simultaneously
measured gate currents IG. Data indicate that IG is un-
affected by both temperatures and magnetic fields.
9FIG. S.3. High frequency measurements. a Schematic measurement setup for the high frequency experiment presented
in Fig. 5 of the Main Text. The dashed box divides the 10 mK (inside) and room temperature (outside) apparatus. Lines for
low and high frequency signals are indicated in blue and red, respectively. Low temperature bias-Ts with components RT and
CT were connected to the four leads of the wire and a side gate. Low frequency cables were filtered by low-pass (LP) filters.
Symmetric application of low frequency voltage ±VSD/2 results in the flow of a current ISD. Fast signals Vin and Vout are
applied and recorded, respectively, thorough 50 Ω ports. b Frequency dependent Vout/Vin signal measured with the nanowire
in the superconducting state (orange), in the normal state as a consequence of a large source-drain current (blue), and in the
normal state as a consequence of a large gate voltage (green). c Switching operation as a function of the DC source-drain
current ISD. Self-resetting was possible for ISD values smaller than the nanowire retrapping current.
Time-resolved measurements
Measurement of a device with large gates
Figure 5 of the Main Text shows time-resolved mea-
surements, indicating fast switching operation as a func-
tion of VG. A schematic of the electrical setup used for
those measurements is shown in Fig. S.3(a), which al-
lows for the simultaneous application of low frequency
and high frequency signals (colored blue and red, respec-
tively). The device was mounted on a sample holder with
resistive bias-Ts (resistance RT = 50 kΩ and capacitance
CT = 22 nF). The low frequency lines (resistive twisted
pairs) passed through RC low pass filters on the sam-
ple holder (LP in Fig. S.3(a)) and additional RC filters
and high frequency pi-filters at the mixing chamber level
(not shown), resulting in an additional line resistance
RL = 2.5 kΩ. A voltage bias VSD, symmetrically applied
between two low frequency inputs, resulted in a source-
drain current of approximately ISD = VSD/(2RT + 2RL).
Application of a symmetric bias ensured the nanowire
potential was constant with respect to the gate poten-
tial as ISD varied. Low frequency voltage signals V
+ and
V − were used to calculate the nanowire four terminal
resistance as R = (V + − V −)/ISD.
Using the low temperature bias-Ts, a square wave sig-
nal was superimposed to the low frequency gate voltage
V G. The device transmission was measured via a lock-
in amplifier (Zurich Instruments UHFLI, with input and
output set to 50 Ω impedance.) by applying a voltage
Vin through a −80 dB attenuator (A) and recording the
resulting voltage Vout. The ratio Vout/Vin is shown in
Fig. S.3(b) as a function of frequency f for three situ-
ations. In orange is the situation where the wire was
superconducting, meaning ISD = 0 and VG = 0. In blue
is the situation in which the wire was turned normal by
means of a DC current ISD = 60µA, larger than the
nanowire critical current IC = 50 µA. In green is the sit-
uation in which the nanowire was turned normal by the
application of a DC gate voltage V G = 8V. As expected,
for sufficiently high frequency the device transmission in
the superconducting state approaches unity. Deviations
however occur at specific frequencies, presumably due to
the fact that the device was not designed to operate at
high frequencies. Measurements shown in Fig. S.3(c) and
in Fig. 5 of the Main Text were performed at a frequency
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FIG. S.4. Measurements of a device with wide side gates. a False-color scanning electron micrograph of the device
under study and schematics of the measurement setup. The nanowire has been colored blue and the side gates red. b Nanowire
resistance dV/dISD as a function of source-drain bias current ISD. The measurement highlights the critical current IC = 47 µA
and the retrapping current IR = 1 µA. c Critical current IC as a function of gate voltage VG1. d Gate current IG1 as a function
of gate voltage VG1. e Critical current IC as a function of gate voltage VG2. f Gate current IG2 as a function of gate voltage
VG2.
of 250 MHz. Our superconducting switch has the re-
markable property to operate without the need of a DC
current ISD flowing in it. Measurements shown in Fig. 5
of the Main Text were obtained with ISD = 0, where
latching mode is not required. As expected, similar be-
havior was obtained for |ISD| smaller than the retrap-
ping current IR (IR = 1.1 µA in the present device).
Figure S.3(c) shows switching operation as a function of
ISD. For |ISD| < 1 µA clear and fast switching operation
was obtained, without the need of self-resetting the de-
vice at every gate cycle. On the contrary, for |ISD| > IR
no switching was observed.
Data shown in the Main Text was obtained on
nanowires where gates were relatively narrow (of the or-
der of 100 nm or less) and terminated with a sharp tip. In
Fig. S.4 we present measurements obtained on a nanowire
as that of Fig. 1(a) of the Main Text, but with 2 µm wide
gates. A false-colored scanning electron micrograph of
the device is shown in Fig. S.4(a), together with the mea-
surement setup. The nanowire is colored in blue and the
two gates in red. The gates are separately operated with
gate voltages VG1 and VG2, respectively. The response to
a source-drain current was characterized in Fig. S.4(b)
by sweeping ISD up from the resistive state. As for the
wire in Fig. 1(a) of the Main Text, the critical current
was IC = 47 µA and the retrapping current IR = 1 µA.
The source-drain critical current IC as a function of gate
voltage VG1 is shown in Fig. S.4(c), with the correspond-
ing gate current IG1 shown in Fig. S.4(d). Equivalent
measurements performed as a function of gate voltage
VG2 are shown in Figs. S.4(e) and (f). For both VG1 and
VG2, full suppression of IC was reached at about ±4 V,
corresponding to gate currents of about ±1 nA.
